



MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례

2018. 3. 15.

제이윌테크놀로지 대표 지충선




JWILL TECHNOLOG
Innovating Test Automation




내용

- 웨비나 목적과 대상
- MIPI 개요
- MIPI 인터페이스 기술들
- 설계와 최적화 과제
- 응용사례 연구 - MIPI Testing in ADAS
- Introspect Technology MIPI 측정 솔루션
- 결론



웨이비나 목적과 대상



웨비나 목적과 대상


목적

- MIPI 관련 인터페이스 개발 및 최적화 작업에 보다 효율적인 솔루션을 제공해드리기 위함.

대상

- 모바일 카메라 혹은 디스플레이 인터페이스 설계, 개발, 시험/측정 실무자
- 모바일 시스템 설계/통합 기술자
- 모바일 프로젝트 관리자
- 자동차, IoT, 의료기기등 응용분야에 MIPI 적용을 검토중이신 분
- 기타 MIPI Test Solution에 대해 관심있으신 분


MIPI 개요




MIPI

Mobile Industry Processor Interface

Inside Mobile Phones




The Standard for Mobile



<MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례>



The Standard for Mobile & Mobile Influenced Industry



Influenced by... Highly Accomplished Ecosystem

Automotive



Internet Appliances



Medical


SAMSUNG



JWILL TECHNOLOGY
Innovating Test Automation



Origins: Modular PHY and Protocol Implementations



Flexibility: Variable Data Rate Unlike Other Standards

Low Resolution



Source: Flir

Medium Resolution



Source: PixelPlus

High Resolution



Source: Telsa

Low MIPI Data Rate

Medium MIPI Data Rate

High MIPI Data Rate

Standard does not specify data rate!

Key Takeaways


Modular construction of protocol and physical layers

Any rate operation

Challenge and Opportunity!


Rapid PHY Evolution (High Speed Links)

Three different high-speed PHYs supporting up to 7 protocols (including non-MIPI)




MIPI 인터페이스 기술들

- D-PHY, C-PHY 중심으로 -




Unified Theme: Low Power, Burst-Mode Operation






LP state is included to conserve power

Different PHY layers define the transmission states differently

D-PHY is Source Synchronous



D-PHY is Source Synchronous



LP consists of LVCMOS single-ended signals

HS prep. consists of LP11-LP01-LP00 transition followed by differential zero signal


Start of HS data is signified by SOT word

HS data is source synchronous with CLK

End of HS data is signified by constant value followed by LP11


LP is single-ended again

C-PHY is Three Phase Encoding – One Trio, Embedded Clock




Less wires
Less power
More bandwidth


Three Voltage Levels Per Wire Ensure Proper Differential Reception



Always-Toggle Design Allows for Simple Clock Recovery (100% Aggregate Transition Density)



C-PHY is Three-Phase Encoded (Embedded Clock)



LP consists of LVCMOS single-ended signals

Start of HS data is signified by SYNC word

End of HS data is signified by constant 4,4,4... sequence

LP is single-ended again

HS prep. consists of LP111-LP011-LP000 transition followed by constant 3,3,3,.. sequence


HS data is "three-phase" specially encoded (no clock)

See Our Pres at

27 October 2017
 BANGALORE, INDIA


MIPI.ORG/DEVCON

HS Data: Packet Based Transmissions





<MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례>

Visualizing Transmissions – Camera & Display (D-PHY)





Visualizing Transmissions – Camera & Display (C-PHY)



Video Streaming

CSI-2 On D-PHY / C-PHY

LP11 Stop State



D-PHY
Held in
LP11
During
Frame
Blanking

One Packet
for One Line
(after FS)

One Packet
for One Line

One Packet
for One Line

Key Takeaways

Display and camera systems leverage **packet-based transmission** technology through MIPI standards

Signal transmission mechanisms vary slightly at the physical layer, but they always strive for **low power** dissipation


Practical Implementations – Display

- Display ecosystem is heavily invested in MIPI DSI/DSI-2 protocol
- Pervasive presence of D-PHY 1.1, 1.2
- Strong growth in C-PHY 1.1 due to reduction in number of wires
- Trends:
 - Higher speeds!
 - Scrambling
 - 30 bpp color depth
 - VESA v1.2 compression

Original image: 24 BPP



On the wire: 8 BPP



Received image: 24 BPP




Practical Implementations – Camera




Result of the test can be a photo!

- D-PHY protocol is simple, and it is here to stay for image sensors:
 - User-facing camera
 - Medical imaging
 - Infrared
- C-PHY addresses new trends:
 - High performance imaging (SLR quality)
 - Amenable to vision technologies (LRTE, ROI, fast BTA)

설계와 최적화 과제



Unidirectional Links




Feedback Through Software (No Loopback)



MIPI Input Port

Device Under Test

Only HW connection to APU Under Test is through MIPI Pattern Generator



Feedback Through Software (No Loopback)




<MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례>

Pattern Generator Waveforms


Single-Ended LP Waveforms

High-Fidelity Differential Waveforms

Deterministic Alignment



HS Signal Calibrated Using Conventional Methods




Two Categories of Test Requirements

Global Timers Test



- Stress components related to state transitions from Low Power to High Speed

Receiver Eye Test

- Stress components related to the High Speed receiver itself



Example CTS Test 2.4.3



Results in Need for Protocol Level Patterns!

Params	Log	Results
Components	dphyImagePattern1 properties (class: MipiDphyImagePattern)	
dphyColorBarPattern1	imageFiles	[introspect Logo .jpg]
dphyImagePattern1	imageFormat	CSI_RGB888
dphyParameters1	horizLineTime	2.58e+04
mipiDphyGenerator1	frameRate	4.0
	wantFrameNumbering	False
	virtualChannel	0

Input picture file from Windows File System

Regardless of test pattern, all frame parameters are configurable



Sample photo being transmitted


<MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례>

Practical Tip: Use Color Bar Pattern Generator!

A color bar is an algorithmic pattern generator that allows you to very quickly generate MIPI D-PHY or C-PHY traffic

Params	Log	Results
Components	dphyColorBarPattern1 properties (class: MipiDphyColorBarPattern)	
dphyColorBarPattern1	imageHeight	480
dphyParameters1	imageWidth	640
mipiDphyGenerator1	imageFormat	CSI_RGB888
resultFolderCreator1	usePreBuiltColorBar	False
	preBuiltColorBar	
	numCols	8
	numRows	8
	valuesMode	raw
	rgbValues	
	rawValues	[0, 255, 0, 255, 0, 255, 0, 255, 255, 0, 255, 0, 255]
	horizLineTime	2.58e+04
	frameRate	4.0
	wantFrameNumbering	False
	virtualChannel	0

8x8 Checkerboard Example



Software-generated preview

Define traffic to create your own test patterns, color bars or your even own protocol layer


- CSI-2
- DSI-2
- D-PHY
- C-PHY
- Introspect Test Solutions

Practical Tip: Use Color Bar Pattern Generator!

The Introspect tool allows you to also define your own protocol, controlling every bit that is transmitted over the wires

Params	Log	Results
Components	dphyColorBarPattern1 properties (class: MipiDphyColorBarPattern)	
dphyColorBarPattern1	imageHeight	480
dphyParameters1	imageWidth	640
mipiDphyGenerator1	imageFormat	CSI_RGB888
resultFolderCreator1	usePreBuiltColorBar	False
	preBuiltColorBar	
	numCols	8
	numRows	8
	valuesMode	raw
	rgbValues	
	rawValues	[0, 255, 0, 255, 0, 255, 0, 255, 255, 0, 255, 0, 255]
	horizLineTime	2.58e+04
	frameRate	4.0
	wantFrameNumbering	False
	virtualChannel	0

8x8 Checkerboard Example



Software-generated preview

Define traffic to create your own test patterns, color bars or your even own protocol layer

- CSI-2
- DSI-2
- D-PHY
- C-PHY
- Introspect Test Solutions

While Controlling Analog Parameters

Global timing parameters are included in units of UI and nanoseconds. SOT bits need to be configurable

The screenshot displays a configuration window with the following components and their properties:

Component	Property	Value
dphyColorBarPattern1 (class: MipiDphyColorBarPattern)	imageHeight	480
	imageWidth	640
	imageFormat	CSI_RGB888
	usePreBuiltColorBar	True
	preBuiltColorBar	ColorBar_ctsHsTestPattern
	numCols	
	numRows	
	valuesMode	
	rgbValues	
	rawValues	
	horizLineTime	2.58e+04
	frameRate	4.0
	wantFrameNumbering	False
virtualChannel	0	
dphyParameters1 properties (class: MipiDphyParameters)	sotBits	00011101
	tlpxDuration	80.0
	tHsPrepareDuration	(5.0, 60.0)
	tHsZeroDuration	(10.0, 145.0)
	tHsTrailDuration	(8.0, 60.0)
	tClockPrepareDuration	(0.0, 80.0)
	tClockZeroDuration	(0.0, 300.0)
	tClockTrailDuration	(0.0, 80.0)
tClockPreDuration	(32.0, 0.0)	
tClockPostDuration	(60.0, 60.0)	


dphyPattern component shown here as a color bar generator. Frame height & width are included as well as selection of Pixel format (CSI-RGB888 shown)

Standard test color bar included by default


Regardless of test pattern, all frame parameters need to be configurable

Signal Calibration Very Similar to Other SerDes


Voltage Amplitude




Common Voltage



Jitter Injection



Timing Stress



Real World Tips

When things really need to get done...




Avoid Long Cables

LP signals are unterminated

Reflections


LP to HS transition includes switching
termination

Charge injection, ringing




Passive Probes Do not Always Work Well!

Loading the HS lines means that load seen by Tx is no longer 50 Ohm






Instead, Use Active Probes!

Illustrating how to use active probes to measure a live iPhone




Beware of the Discontinuities



<MIPI 개발 및 최적화를 위한 측정기술과 ADAS 적용사례>

Beyond Mobile... Beyond 1 Lane... Beyond 1 Protocol



Key Takeaways


Limit cable lengths

Avoid probing with passive signal taps


Ensure all-lane testing, but avoid discontinuities

응용사례 연구


- MIPI Testing in ADAS -



Application Spotlight: ADAS




Auto SerDes Links in ADAS Systems



AutoSerDes links are used in ADAS systems to drive long cables (Source: MIPI Alliance)




Auto SerDes Links in ADAS Systems




FPD-Link III sub-system block diagram under test


Anatomy of an ADAS Sensor System



Test Scenario #1: Live Link Probing




Test Scenario #2: Deserializer Verification



- Similar to live testing, but now focus on the deserializer output directly
- Perform characterization or global timing measurement by controlling the deserializer I2C bus and sweeping it through its analog parameter range

Test Scenario #3: Serializer Verification



- Perform receiver stress testing on the serializer
- Perform camera emulation for exercising the system against multiple sensor technologies without being dependent on supplier/vendor availability
- Confirm system functionality in different driving conditions (e.g. record large streams and play them back)

Test Set-up for Test Scenarios 3

Introspect ESP (v 3.5.85) - sv3-dptsAdasCaptures (SV3C_4L6G_MIPI_DPHY_GENERATOR)

Params Log Results

Components

- dphyCaColorBarPattern1
- dphyParameters1
- jitterInjection1
- mipiDphyGenerator1
- mipiProtocol

mipiDphyGenerator1 properties (class: MipiDphyGenerator)

dataLanes	[1, 2]
dataRate	800.0
splitDataAcrossLanes	True
continuousClock	False
dphyPattern	dphyCaColorBarPattern1
resetPatternMemory	True
dphyParams	dphyParameters1
hsDataVoltageAmplitudes	[200.0]
hsDataCommonVoltages	[200.0]
lpDataHighVoltages	[1200.0]
lpDataLowVoltages	[0.0]
hsClockVoltageAmplitude	200.0
hsClockCommonVoltage	200.0
lpClockHighVoltage	1200.0
lpClockLowVoltage	0.0
hsDataPreTaps	[0]
hsDataPostTaps	[0]
hsClockPreTap	0
hsClockPostTap	0
dataSkews	[0.0]
clockSkew	0.0
jitterInjection	jitterInjection1

dataRate
Sets the MIPI data rate (Mbps). Range: min 80.0 Mbps, max 6500.0 Mbps

Test Procedure

```
1 mipiDphyGenerator1.setup()
2
```

MIPI DPHY Ca2_v2_0 Run

Set-up for color bar image transfer on 2 lanes At 800Mbps

Introspect ESP (v 3.5.85) - sv3-dptsAdasCaptures (SV3C_4L6G_MIPI_DPHY_GENERATOR)

Params Log Results

Components

- dphyCaColorBarPattern1
- dphyParameters1
- jitterInjection1
- mipiDphyGenerator1
- mipiProtocol

dphyParameters1 properties (class: MipiDphyParameters)

splitBits	00011101
lpxDuration	60.0
tHsLpx01Duration	(0.0, 60.0)
tHsPrepareDuration	(5.0, 60.0)
tHsZeroDuration	(10.0, 145.0)
tHsTrailDuration	(8.0, 60.0)
tHsIdlePostDuration	8
tHsIdleCkHs0Duration	(0.0, 60.0)
tHsIdlePreDuration	8
tClockLpx01Duration	(0.0, 80.0)
tClockPrepareDuration	(0.0, 80.0)
tClockZeroDuration	(0.0, 300.0)
tClockTrailDuration	(0.0, 80.0)
tClockPreDuration	(32.0, 0.0)
tClockPostDuration	(60.0, 60.0)
tHsExitDuration	240.0
tTaGoDuration	4.0
tTaSureDuration	1.0
tTaGetDuration	5
hsZeroBits	0000
hsTrailBits	0000
clockZeroBits	0000
clockTrailBits	0000

tHsLpx01Duration
Tuple (a,b) where (a*UI + b ns) specifies the duration of the HS burst LPD1 state on the data lanes

Test Procedure

```
1 mipiDphyGenerator1.setup()
2
```

MIPI DPHY Ca2_v2_0 Run

Set-up for MIPI global timing parameters

Introspect ESP (v 3.5.85) - sv3-dptsAdasCaptures (SV3C_4L6G_MIPI_DPHY_GENERATOR)

Params Log Results

Components

- dphyCaColorBarPattern1
- dphyParameters1
- jitterInjection1
- mipiDphyGenerator1
- mipiProtocol

dphyCaColorBarPattern1 properties (class: MipiDphyCaColorBarPattern)

imageHeight	768
imageWidth	1024
timeUnits	nanosecond
imageFormat	CSI_YUV422_8bit
usePreBuiltColorBar	True
preBuiltColorBar	ColorBar_cstHsTestPattern
lineTimeMode	lineTime_constant
horzLineTime	30000.0
frameBlankingMode	frameRate
frameRate	30.0
lineNumbering	disabled
wantFrameNumbering	False
useEpdInsideLines	False
useEpdBetweenLines	False
useEpdBetweenFrames	False
virtualChannel	0

imageFormat
Image format (determines the dataType)


Test Procedure

```
1 mipiDphyGenerator1.setup()
2
```

MIPI DPHY Ca2_v2_0 Run

Set-up for color bar image properties

Introspect Technology MIPI 측정솔루션



The Smart Phone of Test and Measurement



Smart Phone




Introspect SV1C



Shifting Product Development Landscape

Product Dev. Schedule



**Enabling
Multi-Disciplinary
Tool Access**

In the Design Lab
(Regression)



In the Silicon Validation Lab
(Data Collection)



In the Field
(Customer Validation)



Facts


Self-Funded and Growing

- Founded in Montreal, Canada with global distribution and support channel
- On-shore, outsourced model

Clearly Differentiated

- Ultra-compact, high-performance parallel SerDes tools for “high-volume” validation
- Unique **correlation** story in industry: same instrument for lab and for production

Five Year Revenue Growth




Facts

Cohesive, Skillful Development Team

- Four generations of products and growing
- Team behind World's first MIPI C-PHY Analyzer

Recognized Industry Leadership

- **Contributor** member at MIPI Alliance
- Best in Design & Test Award 2013, 2015 (based on user votes)
- DesignVision Award 2007, 2010
- Finalist for ACE Executive of the Year Award 2014 (based on confidential judging committee)
- Finalist for ACE Design Team of the Year Award 2015




Coverage for All Phases of Development and Production


Electrical Characterization




Design Validation



Applications Engineering



Production Testing




Failure Analysis



System-Level Test




결론



Summary

MIPI interface specifications are updated at a rapid pace and increasingly achieve higher and higher performance

Introspect is here to help!




Module Emulation and SLT	
Custom Protocol	
CSI-2	
DSI-2	
Continuous and Burst Modes	
6.5 Gbps	3.5 Gbps
CTS v2.0	CTS v1.1
D-PHY	C-PHY
Introspect Test Solutions	



Introspect Offers Complete MIPI Tool Coverage


Design Validation

FPGA-based design validation
At-speed system-level testing



Device Characterization

Full-link receiver stress generation
Automated receiver conformance



Production Test

At-speed final test on ATE
Functional system-level test on ATE

