




ST MCU is the leading Cortex-M based platform

STMicroelectronics




MCUs – new families development focus

2



STM32 DMIPS performance

3






A rich & reliable product base and...

4

216 PIN / 2M Flash / 320KSRAM



Over 550 STM32 Pin-to-pin compatible devices

20 PIN / 16KFlash




life.augmented

STM32 L4 : continuity in STM32 portfolio


5

9 product series / 32 product lines



STM32L ULP offer 6

STM32L4 completes the ultra-low-power family




STM32L, a complete offer


7

STM32L4 completes the ultra-low-power family


More performance



More memory and pin counts



More packages




Ultra-Low-Power and Flexibility

FlexPowerControl

8

STM32L4 is based on a new platform optimized to reduce power consumption and increase flexibility






Ultra-low-power modes

9

Best power consumption numbers with full flexibility



Note : * without RTC / with RTC




Efficient run and fast wake-up

10

Ready for Launch Control ? From 0 to 48 MHz in less than 5 μ s

- Thanks to our internal oscillator (MSI) used at start-up (programmable from 100 kHz to 48 MHz)
- PLL wake-up time
< 15 μ s
(needed to reach f_{MAX})






Providing more performance

11

Do not compromise on performance with STM32L4




- Up to 80 MHz/ 100 DMIPS with ART Accelerator™
- Up to 273 CoreMark Result
- ARM Cortex-M4 with DSP instructions and floating-point unit (FPU)
- Optimized DMA (14 channels)

Smart peripherals

12

Metering



Digital Filter for Sigma Delta Modulators

8 x parallel inputs
with up to 24-bit data
output resolution



V_{BAT} with RTC for battery backup

240 nA in V_{BAT} mode
for RTC and
32x 32-bit backup registers



TRNG & AES

for Security
128-/256-bit AES
key encryption hardware
accelerator




FSMC

External memory interface
for static memories supporting SRAM,
PSRAM, NOR and NAND



LCD Display

8x40 or 4x44
with step-up converter



Anti Tamper pin

3 x tamper pins
for battery domain




SPI / UART/ SDIO for Wireless

3x SPIs (4x SPIs with the Quad SPI)
6x USARTs (ISO 7816, LIN, IrDA, modem)
1 x SDIO

I/Os Up to 114 fast I/Os for buttons & relays

Fitness tracker - Wristband

Digital Filter for Sigma Delta Modulators
with PDM (Pulse Density Modulation)
microphone input support




Motor Control :

2x 16-bit advanced motor-control timers
3x 12-bit ADCs: 5 MSPS, with up to 16-bit with hardware oversampling, 200 μ A/MSPS

Smart Peripherals

Industrial


14






High integration with high memory size in small packages

Package size down to 4.4 x 3.8 mm






Power management




Power schemes



STM32 L4 power consumptions

19

Typical current
 V_{DD} range



Startup time:

From Stop1: **7 μs** (4 μs from RAM)

From Stop2: **9 μs** (4 μs from RAM)

From Standby: **20 μs**

From Shutdown: **270 μs**




STM32L4 Power Mode

Run mode

20

Run Mode Range 1 :Execution from Flash



STM32L4 Power Mode

Run mode



21

Run Mode Range 2 : Execution from SRAM

Available Peripheral	
GPIO	
DMA	
FSMC	
QUADSPI	
BOR	
PVD, PVM	
LCD	
USB OTG	
USART	
LP UART	
I2C 1 / I2C 2	
I2C 3	
SPI	
CAN	
SDMMC	
SWPMI	
SAI	
DFSDM	
ADC	
DAC	
OPAMP	
COMP	
Temp Sensor	
Timers	
LPTIM 1	
LPTIM 2	
IWDG	
WWDG	
Systick Timer	
Touch Sens	
RNG	
AES	
CRC	

Available Clock

HSI
HSE
LSI
LSE
MSI



Available Peripheral

GPIO
DMA
FSMC
QUADSPI
BOR
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
LPTIM 2
IWDG
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC

Available Clock

HSI
HSE
LSI
LSE
MSI

STM32L4 Power Mode

Low-power run mode

22

Execution from Flash



Active cell

Frozen cell

Cell in
power-down

Available
Periph and clock

STM32L4 Power Mode

23

Sleep mode

Sleep Mode Range 1
Ex: Flash ON, SRAMs ON (default)

Zzz

Cortex M4

Main regulator (MR)

Range 1 (up to 80MHz)

Range 2 (up to 26MHz)

Low Power
regulator (LPR)
up to 2MHz

Range 1
37 μ A/MHz at 80 MHz
(2,96 mA)

Range 2
35 μ A/MHz at 26 MHz
(0,92 mA)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Available
Clock

HSI

HSE

LSI

LSE

MSI

Active cell

Frozen cell

Cell in
power-down

Available
Periph and clock

Available
Peripheral

GPIO

DMA

FSMC

QUADSPI

BOR

PVD, PVM

LCD

USB OTG

USART

LP UART

I2C 1 / I2C 2

I2C 3

SPI

CAN

SDMMC

SWPMI

SAI

DFSDM

ADC

DAC

OPAMP

COMP

Temp Sensor

Timers

LPTIM 1

LPTIM 2

IWDG

WWDG

Systick Timer

Touch Sens

RNG

AES

CRC

STM32L4 Power Mode

24

Low-power sleep mode

Low-power sleep mode
Ex: Flash OFF, SRAM1 OFF

Zzz

Cortex M4

Main regulator (MR)

Range 1 (up to 80MHz)

Range 2 (up to 26MHz)

Low Power
regulator (LPR)
up to 2MHz

Flash ON, SRAMs OFF
48 μ A/MHz at 2 MHz
(96 μ A)

Flash OFF, SRAMs OFF
40,5 μ A/MHz at 2 MHz
(81 μ A)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Available
Clock

HSI

HSE

LSI

LSE

MSI

Active cell

Frozen cell

Cell in
power-down

Available
Periph and clock

Available
Peripheral

GPIO

DMA

FSMC

QUADSPI

BOR

PVD, PVM

LCD

USB OTG

USART

LP UART

I2C 1 / I2C 2

I2C 3

SPI

CAN

SDMMC

SWPMI

SAI

DFSDM

ADC

DAC

OPAMP

COMP

Temp Sensor

Timers

LPTIM 1

LPTIM 2

IWDG

WWDG

Systick Timer

Touch Sens

RNG

AES

CRC

STM32L4 Power Mode

Stop 1 Mode

25

Stop 1 w/ RTC
on LSE quartz

7.9 μA @3.0V
7.6 μA @1.8V

Zzz

Cortex M4

Main regulator (MR)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Low Power
regulator (LPR)

Backup domain

Backup Register
(32x32-bits)

RTC

Wake-up
event

NRST

BOR

PVD

PVM

RTC + Tamper

LCD

USB OTG

USART

LP UART

I2C 1 / I2C 2

I2C 3

SWPMI

COMP

LPTIM 1

LPTIM 2

IWDG

GPIOs

6 μs wake-up from Flash
4 μs wake-up from RAM

Available
Peripheral

GPIO

DMA

FSMC

QSPI

BOR

PVD, PVM

LCD

USB OTG

USART

LP UART

I2C 1 / I2C 2

I2C 3

SPI

CAN

SDMMC

SWPMI

SAI

DFSDM

ADC

DAC

OPAMP

COMP

Temp Sensor

Timers

LPTIM 1

LPTIM 2

IWDG

WWDG

Systick Timer

Touch Sens

RNG

AES

CRC

I/Os kept, and configurable

Available
Clock

HSI

HSE

LSI

LSE

MSI

STM32L4 Power Mode

26

Stop 2 Mode

Stop 2 w/ RTC
on LSE quartz



1.66 μ A @3.0V
1.43 μ A @1.8V

Zzz

Cortex M4

Main regulator (MR)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Low Power
regulator (LPR)

Backup domain

Backup Register
(32x32-bits)

RTC

Wake-up
event

NRST

BOR

PVD

PVM

RTC + Tamper

LCD

LP UART

I2C 3

COMP

LPTIM 1

IWDG

GPIOs

7 μ s wake-up from Flash
5 μ s wake-up from RAM

Available Peripheral

GPIO

DMA

FSMC

QSPI

BOR

PVD, PVM

LCD

USB OTG

USART

LP UART

I2C 1 / I2C 2

I2C 3

SPI

CAN

SDMMC

SWPMI

SAI

DFSDM

ADC

DAC

OPAMP

COMP

Temp Sensor

Timers

LPTIM 1

LPTIM 2

IWDG

WWDG

Systick Timer

Touch Sens

RNG

AES

CRC

I/Os kept, and configurable

Available
Clock

HSI

HSE

LSI

LSE

MSI

STM32L4 Power Mode

Standby Mode

27

Available Peripheral

GPIO
DMA
FSMC
QSPI
BOR
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
LPTIM 2
IWDG
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down

**Standby w/ RTC
on LSE quartz**

Zzz

Cortex M4

Main regulator (MR)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Low Power
regulator (LPR)

Available Clock

HSI
HSE
LSI
LSE
MSI

Backup domain

Backup Register
(32x32-bits)

RTC

Wake-up event

NRST

BOR

RTC + Tamper

IWDG

5 WKUP pins

14 us wake-up



Shutdown mode : NEW!

28

- Similar to standby mode but
 - NO power monitoring: no BOR, no switch to VBAT
 - NO LSI , no IWDG
 - BOR reset is generated when exiting Shutdown mode
 - => all registers except those in Backup domain are reset.
 - => reset generated on the pad
- 128 bytes backup registers
- Wakeup sources : 5 wakeup pins, RTC
- Wakeup clock is MSI 4 MHz.

STM32L4 Power Mode

Shutdown Mode

29

Available Peripheral

GPIO
DMA
FSMC
QSPI
BOR
PVD, PVM
LCD
USB OTG
USART
LP UART
I2C 1 / I2C 2
I2C 3
SPI
CAN
SDMMC
SWPMI
SAI
DFSDM
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
LPTIM 2
IWDG
WWDG
Systick Timer
Touch Sens
RNG
AES
CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down
But floating when exit from Shutdown

**Shutdown w/ RTC
on LSE quartz**



**476 nA @ 3.0V
265 nA @ 1.8V**

Zzz

Cortex M4

Main regulator (MR)

Flash
(1MB)

SRAM 1
(96KB)

SRAM 2
(32KB)

Low Power
regulator (LPR)

**Wake-up
event**

NRST

RTC + Tamper

5 WKUP pins

**Available
Clock**

HSI

HSE

LSI

LSE


MSI

Backup domain

**Backup Register
(32x32-bits)**

RTC

250 us wake-up



New peripherals



Analog-to-digital converter (ADC)


- Up to 3 ADCs:
 - ADC1 & ADC2 are tightly coupled and can operate in dual mode (ADC1 is master)
 - ADC3 is standalone, but it share the interface with ADC1 & 2
- Programmable Conversion resolution : 12, 10, 8 or 6 bit
- Low power design
 - Consumption linear vs. conversion rate : 200 μ A / MSps
 - ADC speed independent from CPU frequency (dual clock architecture)
- ADC conversion time:
 - Fast channels : up to 5.3Ms/s with 12 bit resolution in single mode
 - Slow channels: up to 4.8Ms/s with 12 bit resolution in single mode
- Channel-wise programmable sampling time
- External Analog Input Channels for each of the 3 ADCs:
 - 5 fast channels from dedicated GPIOs pads
 - Up to 11 slow channels from dedicated GPIOs pads
- Can manage Single-ended or differential inputs



ADC STM32L1xx VS STM32L4xx

33

	STM32L1xx	STM32L4xx
ADC clock frequency	Max. 16MHz	Max. 80MHz
12-bit sampling rate	Max. 1Msps	Max. 5.33Msps
Sampling time	Min. 0.25 μ s	Min. 0.03124 μ s
Total conversion time	1 μ s ~ 24.75 μ s	0.18 μ s ~ 8.16 μ s
I _{VDDA} (typical)	1000 μ A	950 μ A




LPTIM(Low Power Timer)

LPTIM(Low Power Timer) (1/3)

- Asynchronous running capability

- Ultra low power-consumption



- Timeout function for wakeup from low power modes






LPTIM(Low Power Timer) (2/3)


36

- Up to 5 clock sources to achieve lowest power consumption
 - APB clock
 - LP oscillators: LSE, LSI, HSI
 - External clock
 - With configurable active edge: **Rising edge**, **Falling edge** and **Both edges**
 - When both edges configuration is chosen, an auxiliary clock source is needed with a frequency 4 times bigger, at least, than the external signal
- Up to 8 external triggers
 - With configurable active edges: Rising edge, Falling edge and Both edges
 - With **digital glitch filter** to avoid spurious triggers
- Up to 2 operation modes
 - Continuous mode: free running mode; many counter overruns are possible
 - One Shot mode: Counter stops counting when the overrun value is reached

LPTIM(Low Power Timer) (3/3)

- Up to 3 configurable waveforms
 - **PWM** waveform
 - **One Pulse** waveform
 - **Set Once** waveform






Low Power UART LPUART



LPUART (Low Power Universal Asynchronous Receiver Transmitter)


39

- LPUART includes all necessary hardware support to make asynchronous serial communications possible with minimum power consumption.
- Only LSE 32.768 is required to allow UART communication at up to 9600 baud → For this purpose, the baudrate generation has been changed comparing to the USART peripheral.
- Higher baudrates can be reached when the LPUART is clocked by clock sources different from the LSE clock.




QuadSPI

- Communication interface for single/dual/quad SPI flash memories
- Three operating modes
 - **Indirect** : all the operations are performed through registers (classical SPI)
 - **Status polling** : periodical read of the flash status registers (interrupt generation)
 - **Memory mapped** : External flash seen as internal for read operations






- Three functional modes:
 - Indirect
 - Status-polling
 - Memory-mapped with Execute in Place support
- Optimized operations
 - *Dual-flash mode (8 bits accessing two flash memories in parallel)*
 - SDR and DDR support
- Fully programmable
 - Opcode for both indirect and memory mapped mode
 - Frame format for both indirect and memory mapped mode
- Integrated FIFO for reception and transmission
 - 8, 16, and 32-bit data accesses are allowed
 - DMA channel for indirect mode operations




SWPMI

Single Wire Protocol Master Interface

- SWPMI aims to implement a full-duplex single wire communication according to the single wire protocol defined in ETSI TS 102 613 standard
- The STM32 also embeds the SWP transceiver
 - SWPMI corresponds to the Layer 2 (data link layer)
 - The SWP transceiver corresponds to the Layer 1 (physical layer)
- STM32 SWPMI supports the master mode only (to be connected to a smart card)



- Bitrate configurable from 100kbit/s to 2Mbit/s



USB OTG v2.x



USB OTG v2.x new features summary

46

- Supports USB 2.0 Link Power Management (LPM)
- Supports the On-The-Go (OTG) Specification 2.0
- Optionally supports:
 - Attach Detection Protocol (ADP)
 - Battery Charging Detection (BCD) – same as on STM32F0x2

	STM32F2 / STM32F4		STM32L4
USB OTG IP revision	FS v1.2	HS v1.1	FS v2.0
LPM supported	No		Yes
OTG revision supported	1.3		1.3 & 2.0
Device BIDIR Endpoints (including EP0)	4	6	6
Host mode channels	8	12	12
Total RAM	~1,2 KB	~4 KB	~1,2 KB
Other features	-	-	ADP, BCD



USB OTG v2.x new features in brief



47

- LPM - Link Power Management
 - This adds L1 (Sleep), a new power state between enabled and suspended states. Device in this state is not required to reduce its power consumption, however, switching between enabled and sleep states is much faster than switching between enabled and suspended states, which allows devices to conserve power while idle.
- OTG revision 2.0 support (when enabled)
 - Adds support for Attach Detection Protocol (ADP)
 - The VBUS pulsing method of SRP is no longer supported. Only data line pulsing is supported.
- ADP - Attach detection protocol
 - Allows an OTG device, embedded host or USB device to determine attachment status in the absence of power on the USB bus.
- BCD - Battery charging detection
 - ability to detect and identify the type of port it is connected to (standard or charging)

STM32Cube™ V1 – Software Tool in brief

49

- STM32CubeMX is an extension of today existing MicroXplorer tool:
 - Step 1: Select the microcontroller
 - Smart Selector with advanced portfolio filtering choices
 - Step 2: Configure the microcontroller via wizards:
 - Pin out wizard, solving conflicts !
 - Clock Tree wizard
 - Peripherals and Middleware wizards, from SPI to TCP/IP !
 - Power consumption wizard
 - Step 3: Initialization code generation
 - Generates code for your favorite IDE !
- Automatic check for updates on st.com




STM32Cube™ V1 – Key Benefits

50

- **Consistent and Complete embedded software offer !**

- Maximized portability between STM32 Series: seamless switch between series!
- No more dependency headache: HAL and Middleware delivered altogether!
- Easy to understand: Examples and demonstrations at all levels
- Advanced demos putting altogether all the embedded software components
- Fully documented


Layer	Category	Provided Embedded software	Provided Examples
HAL	Analog	Analog/Digital conversions, Comparators, OpAmps, ...	150 examples on ST evaluation boards* !
	Timers	Timers, RTC, Watchdogs, ...	
	Cryptography	CRC, AES, 3DES, Hash and Random Number generator, ...	
	Connectivity	I2C, USART, SPI, I2S, SDIO, CAN, CEC, USB, Ethernet, ...	
	Interface	External Memory, Display, Camera, Audio,...	
Middleware	RTOS	FreeRTOS open source RTOS, with CMSIS-RTOS wrapper	40 examples on ST evaluation boards* !
	USB	USB Host and Device cores Host Classes: HID, MSC, CDC, Audio, MTP Device Classes: HID, MSC, CDC, Audio, MTP, DFU, CCID	
	TCP/IP	LwIP open source stack with DHCP, DNS, ICMP, TCP, UDP, TFTP, HTTP, SSL/TLS (PolarSSL)...	
	File System	FatFS open source file system with enhanced mechanisms like NAND handling	
	Graphic	STemWin professional stack coming from SEGGER and available in binary form	
Application	Demonstration	Full demonstrations for ST boards	~23 boards will be supported !



STM32L4 Demonstration


Low Power Communication with LPUART + BAM

- LPUART
 - Clock from LSE 32.768KHz
 - Baudrate 9600 bps
 - Using DMA
- Run mode
 - System clock 80MHz by PLL
 - PLL clock source : HSI 16MHz
- BAM (Batch Acquisition Mode)
 - Optimized mode for transferring data with communication peripherals, while the rest of the device is in low power mode.
 - Flash is put in power-down mode and Flash clock is gated off during Sleep mode
- RTC
 - wake-up time : 1 sec



Low Power Communication with LPUART + BAM

- LPUART + BAM(Batch Acquisition Mode) + STOP mode






Low Power Communication with LPUART + BAM

54


- 데모 중....

Mono audio recorder with DFSDM + MEMES microphone


- DFSDM (Digital Filter for Sigma Delta Modulators)
 - Implements complete post-processing from external $\Sigma\Delta$ modulators outputs.



- The purpose is to demonstrate the DFSDM function with external digital MEMS microphone
 - Use external MEMS microphone
 - Continuous mode with one DFSDM filter and DMA transfer
- Send collected mono audio data on the fly to audio output → speaker



Mono audio recorder with DFSDM + MEMES microphone



Thank you

57



www.st.com/stm32l4